100G Chip-to-Module Interface Challenges & New Measurement Methodology

Event Time

Originally Aired - Wednesday, August 18 3:00 PM - 3:40 PM

Info Alert

Create or Log in to My Show Planner to see Videos and Resources.




Log in to your planner to join the zoom meeting!




Info Alert

This Session Has Not Started Yet

Be sure to come back after the session starts to have access to session resources.

Event Location

Location: Meeting Room 212AB

Event Information

Title: 100G Chip-to-Module Interface Challenges & New Measurement Methodology

Event Type: DesignCon - Technical Session

Pass Type: All-Access Pass, 2-Day Pass

Theme: High-speed Communications,Data Centers


With increased insertion loss budget and signal integrity challenges, new reference receivers and measurement methodologies are being defined in the standard bodies for the 100G per-lane Chip-to-Module interface. This paper discusses the challenges that the industry faces: including channel design, SERDES performance and power trade off, and the new C2M interoperability compliance test methodologies. In particular, this paper provides in-depth analysis of reflection and TX optimization problems which are essential for low-power SERDES. Finally this paper will present real system measurement results with the being-developed IEEE 802.3ck  specification and measurement methodology.